

ELECTRONIC WATERMARK DETECTION DEVICE AND ELECTRONIC  
WATERMARK DETECTION METHOD

BACKGROUND OF THE INVENTION

5

FIELD OF THE INVENTION

The present invention relates to an electronic watermark detection device and an electronic watermark detection method and, more particularly, to a method of detecting an electronic watermark inserted into digital images of the MPEG (Moving Picture Experts Group) standard and the like.

10

DESCRIPTION OF THE RELATED ART

In recent years, a wide spread of digital satellite broadcasting, Internet distribution, DVD (Digital Versatile Disk) and the like makes digital images be easily delivered to users. Since digital images involve no deterioration of image quality even when copied, protection of their copyright is a crucial issue.

15

Proposed as a means for realizing protection of copyright of digital images is a technique of adding copyright information etc. at a DCT (Discrete Cosine Transform) coefficient region of a digital image.

20

Such a device for detecting information in a DCT coefficient is structured as shown in Fig. 12. With reference to Fig. 12, an electronic watermark detection unit 32 receives input of a DCT coefficient and a

25

picture start from a preprocessing unit 31 to detect an electronic watermark inserted into image data (MPEG stream) and outputs a result of the detection and a detection interruption for notifying the result.

5           Once starting detection of an electronic watermark, the electronic watermark detection unit 32 detects electronic watermarks at constant intervals unless an instruction to stop the detection is given. An interruption processing unit 33 receives input of the  
10           detection result and the detection interruption from the electronic watermark detection unit 32 to generate an interruption signal according to a system, as well as outputting the detection result.

          In the above-described conventional electronic  
15           watermark detection device, since an electronic watermark detection interval is constant and fixed, even with an image whose detection intensity is low, images can be detected only at constant intervals to increase a system load and conversely, with an image whose  
20           detection intensity is high, images can be detected only at fixed intervals to delay system control response.

#### SUMMARY OF THE INVENTION

          An object of the present invention is to solve  
25           the above-described problems and provide an electronic watermark detection device and an electronic watermark detection method which enable reduction of a system load

without involving delays in system control response at the time of detection of an electronic watermark.

According to the first aspect of the invention, an electronic watermark detection device having an electronic watermark detection means for detecting an electronic watermark inserted into an image signal and indicative of at least copyright information, comprises detection result adjustment means for adjusting a detection interval of the electronic watermark based on a detection result of the electronic watermark detection means.

In the preferred construction, the electronic watermark detection means generates a detection result of the electronic watermark and a detection interruption for notifying the result, and the detection result adjustment means accumulates the detection results of the electronic watermark based on the detection result and the detection interruption from the electronic watermark detection means and adjusts the electronic watermark detection interval based on the accumulation result.

In another preferred construction, the detection result adjustment means adjusts output timing of the detection interruption based on the detection result and the detection interruption from the electronic watermark detection means to output the adjusted timing as an adjusted detection interruption.

In another preferred construction, the detection result adjustment means adjusts output timing of the detection interruption based on the detection result and the detection interruption from the electronic watermark detection means and externally instructed detection interval set value and set value of the number of detections to output the adjusted timing as an adjusted detection interruption.

In another preferred construction, the detection result adjustment means increases the detection interval when the electronic watermark is detected and decreases the detection interval when none of the electronic watermark is detected.

In another preferred construction, the electronic watermark detection means generates a detection result of the electronic watermark and a detection interruption for notifying the result, and the detection result adjustment means accumulates the detection results of the electronic watermark based on the detection result and the detection interruption from the electronic watermark detection means and adjusts the electronic watermark detection interval based on the accumulation result, and increases the detection interval when the electronic watermark is detected and decreases the detection interval when none of the electronic watermark is detected.

In another preferred construction, the detection

result adjustment means adjusts output timing of the  
detection interruption based on the detection result and  
the detection interruption from the electronic watermark  
detection means to output the adjusted timing as an  
5 adjusted detection interruption, and increases the  
detection interval when the electronic watermark is  
detected and decreases the detection interval when none  
of the electronic watermark is detected.

In another preferred construction, the detection  
10 result adjustment means adjusts output timing of the  
detection interruption based on the detection result and  
the detection interruption from the electronic watermark  
detection means and externally instructed detection  
interval set value and set value of the number of  
15 detections to output the adjusted timing as an adjusted  
detection interruption, and increases the detection  
interval when the electronic watermark is detected and  
decreases the detection interval when none of the  
electronic watermark is detected.

20 In another preferred construction, the image  
signal is a digital image including at least an image of  
the MPEG (Moving Picture Experts Group) standard.

In another preferred construction, the image  
signal is a picture signal of at least a space region.

25 According to the second aspect of the invention,  
an electronic watermark detection method of an  
electronic watermark detection device for detecting an

electronic watermark inserted into an image signal and indicative of at least copyright information, comprising the steps of

detecting the electronic watermark, and

5 adjusting a detection interval of the electronic watermark based on a detection result of the electronic watermark.

In the preferred construction, at the electronic watermark detection step, a detection result of the  
10 electronic watermark and a detection interruption for notifying the result are generated, and at the detection result adjustment step, the detection results of the electronic watermark are accumulated based on the detection result and the detection interruption from the  
15 electronic watermark detection step and the electronic watermark detection interval is adjusted based on the accumulation result.

In another preferred construction, wherein at the detection result adjustment step, output timing of the  
20 detection interruption is adjusted based on the detection result and the detection interruption from the electronic watermark detection step to output the adjusted timing as an adjusted detection interruption.

In another preferred construction, at the  
25 detection result adjustment step, output timing of the detection interruption is adjusted based on the detection result and the detection interruption from the

electronic watermark detection step and externally instructed detection interval set value and set value of the number of detections to output the adjusted timing as an adjusted detection interruption.

5           In another preferred construction, at the detection result adjustment step, the detection interval is increased when the electronic watermark is detected and the detection interval is decreased when none of the electronic watermark is detected.

10           In another preferred construction, at the electronic watermark detection step, a detection result of the electronic watermark and a detection interruption for notifying the result are generated, and

                  at the detection result adjustment step,  
15           the detection results of the electronic watermark are accumulated based on the detection result and the detection interruption from the electronic watermark detection step and the electronic watermark detection interval is adjusted based on the accumulation result,  
20           and

                  the detection interval is increased when the electronic watermark is detected and the detection interval is decreased when none of the electronic watermark is detected.

25           In another preferred construction, at the detection result adjustment step,  
                  output timing of the detection interruption is

adjusted based on the detection result and the detection interruption from the electronic watermark detection step to output the adjusted timing as an adjusted detection interruption, and

5           the detection interval is increased when the electronic watermark is detected and the detection interval is decreased when none of the electronic watermark is detected.

10           In another preferred construction, at the detection result adjustment step,

            output timing of the detection interruption is adjusted based on the detection result and the detection interruption from the electronic watermark detection step and externally instructed detection interval set value and set value of the number of detections to  
15           output the adjusted timing as an adjusted detection interruption, and

            the detection interval is increased when the electronic watermark is detected and the detection  
20           interval is decreased when none of the electronic watermark is detected.

            According to another aspect of the invention, an electronic watermark detection device having an electronic watermark detection unit which detects an  
25           electronic watermark inserted into an image signal and indicative of at least copyright information, comprises detection result adjustment unit which adjusts detection



interval of the electronic watermark based on a detection result of the electronic watermark detection unit.

More specifically, at an electronic watermark  
5 detection device according to the present invention, an electronic watermark detection unit receives input of a DCT (Discrete Cosine Transform) coefficient (value obtained by multiplying a level, a value of a quantization table and a quantization scale) and a  
10 picture start (timing signal generated from a picture start code) from a preprocessing unit to detect an electronic watermark inserted into image data.

A detection result adjustment unit receives input of the picture start from the preprocessing unit and a  
15 detector result and a detector interruption from the electronic watermark detection unit to count the number of pictures, as well as generating and outputting a detection interruption according to the detection result. An interruption processing unit receives input of the  
20 adjusted detection result and the adjusted detection interruption from the detection result adjustment unit to generate an interruption signal according to a system, as well as outputting the detection result.

By thus providing a means for adjusting a  
25 detection interval at the detection of data into which an electronic watermark is inserted, thereby adjusting an electronic watermark detection interval at the time

of detection of electronic watermarks, a system load can be reduced without delaying control response of the system.

Other objects, features and advantages of the present invention will become clear from the detailed description given herebelow.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be understood more fully from the detailed description given herebelow and from the accompanying drawings of the preferred embodiment of the invention, which, however, should not be taken to be limitative to the invention, but are for explanation and understanding only.

In the drawings:

Fig. 1 is a block diagram showing a structure of an electronic watermark detection device according to one embodiment of the present invention;

Fig. 2 is a diagram showing an arrangement of image data of an MPEG standard coding system;

Fig. 3 is a diagram showing the order of scanning by zigzag scan of quantized DCT coefficients;

Fig. 4 is a block diagram showing a structure of a detection result adjustment unit illustrated in Fig. 1;

Fig. 5 is a block diagram showing a structure of a detection result interval adjustment unit illustrated

in Fig. 4;

Fig. 6 is a diagram showing a relation between the electronic watermark detection device according to one embodiment of the present invention and its peripheral blocks;

Fig. 7 is a timing chart showing operation of the electronic watermark detection device according to one embodiment of the present invention;

Fig. 8 is a timing chart showing operation of the detection result adjustment unit illustrated in Fig. 4;

Fig. 9 is a timing chart showing operation of the detection result interval adjustment unit illustrated in Fig. 5;

Fig. 10 is a block diagram showing a structure of an electronic watermark detection device according to another embodiment of the present invention;

Fig. 11 is a block diagram showing a structure of an electronic watermark detection device according to a further embodiment of the present invention;

Fig. 12 is a block diagram showing a structure of a conventional electronic watermark detection device.

#### DESCRIPTION OF THE PREFERRED EMBODIMENT

The preferred embodiment of the present invention will be discussed hereinafter in detail with reference to the accompanying drawings. In the following description, numerous specific details are set forth in

order to provide a thorough understanding of the present invention. It will be obvious, however, to those skilled in the art that the present invention may be practiced without these specific details. In other instance, well-known structures are not shown in detail in order to unnecessary obscure the present invention.

Fig. 1 is a block diagram showing a structure of an electronic watermark detection device according to one embodiment of the present invention. In Fig. 1, the electronic watermark detection device according to one embodiment of the present invention includes a preprocessing unit 1, an electronic watermark detection unit 2, an interruption processing unit 3 and a detection result adjustment unit 4.

The electronic watermark detection unit 2 receives input of a DCT coefficient and a picture start from the preprocessing unit 1 to detect an electronic watermark inserted into image data and indicative of copyright information or the like and outputs the detection result and a detection interruption for notifying the result. The detection result adjustment unit 4 receives input of the picture start from the preprocessing unit 1 and input of a detector result and a detector interruption from the electronic watermark detection unit 2 to count the number of pictures, as well as generating and outputting a detection interruption according to the detection result. The

interruption processing unit 3 receives input of the detection result and the detection interruption from the detection result adjustment unit 4 to generate an interruption signal according to a system, as well as outputting the detection result.

Fig. 2 is a diagram showing an arrangement of image data of the MPEG (Moving Picture Experts Group) standard coding system. In Fig. 2, information of each frame or field of an image is described in and below a picture layer following a picture start code (PSC). Each frame or field information is coded in three kinds of picture formats, intra-picture (hereinafter, referred to as I picture), predictive picture (hereinafter, referred to as P picture) and bidirectionally-predictive-picture (hereinafter, referred to as B picture).

P picture and B picture use other image apart therefrom in time as a reference image and only a value of a difference from the image is coded as image information. In addition, pictures are subdivided into blocks and subjected to DCT (Discrete Cosine Transform) on a block basis, quantized by an appropriate quantization coefficient and subjected to Huffman coding.

The above-described preprocessing unit 1 generates a pulse signal for each picture start code in an MPEG stream and outputs the pulse signal as a picture start to the electronic watermark detection unit 2 and the detection result adjustment unit 4.

Field information of each frame exists in a macro-block (MB) layer below a slice layer following a slice start code (SSC) and when a color difference format is 4:2:0, the information is expressed by a total of six blocks including four block layers indicative of luminance information Y and two block layers indicative of color difference information Cb and Cr.

Fig. 3 is a diagram showing the order of scanning by zigzag scan of quantized DCT coefficients. With reference to Fig. 3, description will be made of variable-length coding of image data of an MPEG standard coding system by using Huffman codes.

In a case of zigzag scan, the quantized DCT coefficients are scanned in such a numerical order as shown in Fig. 3 and converted into 64 one-dimensional series. The position of "1" in Fig. 3 indicates a direct current (DC) component of a DCT conversion region and as the position moves rightward from thereon, a horizontal DCT conversion region becomes a high region and as it moves downward, a vertical DCT conversion region becomes a high region. Therefore, at first, scan starts at the position of "1" on the upper left corner to go through "2", "3", .... "64", that is, scan is conducted in zigzag manner from a low region of a DCT conversion region slantwise toward a high region.

For the 64 one-dimensional series, non-zero coefficient amplitude (hereinafter, referred to as

level) of DCT coefficients excluding a DC component  
(first component of one-dimensional series) and a length  
of a preceding succession of zero coefficients  
(hereinafter, referred to as run) are sequentially  
5 combined. For the combinations of the runs and levels,  
values in a table of quantization coefficients called a  
quantization table are unitarily determined.

In ordinary MPEG decoding, with respect to a  
value (hereinafter referred to as DCT coefficient)  
10 obtained by multiplying a level, a value of a  
quantization table and a quantization scale, a value  
subjected to inverse discrete cosine transform is turned  
into picture. The above-described preprocessing unit 1  
generates a DCT coefficient and outputs the same to the  
15 electronic watermark detection unit 2.

Fig. 4 is a block diagram showing a structure of  
the detection result adjustment unit 4 illustrated in  
Fig. 1. In Fig. 4, the detection result adjustment unit  
4 includes a detection result counter 41, comparators 42  
20 and 44, a picture counter 43, a timing generation unit  
45, a detection result interval adjustment unit 46 and a  
result holding unit 47.

The detection result counter 41 receives input of  
a detector result and a detector interruption from the  
25 electronic watermark detection unit 2 to count the  
number of periods when the detector interruption is  
active while the detector result indicates "detection".

The comparator 42 compares a value of the detection result counter 41 and a set value of the number of detections and when the value of the detection result counter 41 is not less than the set value of the number of detections, outputs the result indicative of "detection" to the result holding unit 47.

The picture counter 43 receives input of a picture start from the preprocessing unit 1 to count the number of pictures. The comparator 44 compares a value of the picture counter 43 and an adjusted interval value (output value of the detection result interval adjustment unit 46) and while the two values coincide with each other, outputs a signal indicative of "coincidence". After taking a logical sum of the signal indicative of "coincidence" from the comparator 44 and the detector interruption, the timing generation unit 45 outputs the sum with a delay of one clock as a holding trigger signal to the result holding unit 47 and outputs the same with a delay of two clocks as an adjusted interruption.

The detection result interval adjustment unit 46 receives input of the adjusted detection result, the adjusted interruption and a detection interval set value to operate and output a detection interval value based on the adjusted detection result. The result holding unit 47 holds the result of the comparator 42 and the output of the detection result counter 41 in response to



the holding trigger signal from the timing generation unit 45.

Fig. 5 is a block diagram showing a structure of the detection result interval adjustment unit 46 illustrated in Fig. 4. In Fig. 5, the detection result interval adjustment unit 46 includes an adder 46a, limiters 46b and 46d, a subtractor 46c, a determination unit 46e, a coupler 46f, selectors 46g, 46h and 46j and a holder 46i.

In Fig. 5, detection interval set values are classified into signals of an initial interval value, a maximum value, an addition/ subtraction value, a minimum value, a subtraction method and an interval method. In other words, the detection interval set value is a combination of these values as one.

The adder 46a adds a detection interval value and an addition/subtraction value and the limiter 46b compares an output of the adder 46a and a maximum value and when the output of the adder 46a is not larger than the maximum value, outputs the output of the adder 46a and when the same is larger, outputs the maximum value.

The subtractor 46c subtracts the addition/subtraction value from the detection interval value and the limiter 46d compares an output of the subtractor 46c and a minimum value and when the output of the subtractor 46c is not smaller than the minimum value, outputs the output of the subtractor 46c and when

the same is smaller, outputs the minimum value.

The determination unit 46e determines a change point from/to "detection" to/from "non-detection" based on an adjusted detection result obtained at each  
5 adjusted interruption. The coupler 46f generates a selection signal to be applied to the selector 46g according to a determination result of the determination unit 46e and setting of the subtraction method. The selector 46g outputs a result of the limiter 46d or an  
10 initial interval value according to an output of the coupler 46f.

When the adjusted detection result indicates "non-detection", the selector 46h selects the output of the limiter 46b to increase a subsequent interval value and when the result indicates "detection", selects the  
15 output of the selector 46g to decrease the subsequent interval value. The holder 46i holds an output of the selector 46h according to the timing of the adjusted interruption input. The selector 46j outputs the initial  
20 interval value or a value held in the holder 46j as a detection interval value according to an interval method. Depending on setting of the interval method, the initial interval value can be used as a detection interval value.

Fig. 6 is a diagram showing a relation between  
25 the electronic watermark detection device (watermark detection unit) according to one embodiment of the present invention and peripheral blocks. In Fig. 6,

although a stream generation device 5 has its internal structure not illustrated, it includes, for example, a device for reading a disk medium of a DVD and such a conversion circuit as a tuner for receiving satellite broadcasting to generate an MPEG stream.

A watermark detection unit 6, as shown in Fig. 1, receives input of an MPEG stream to output a detection result and an interruption according to a detection interval set value and a set value of the number of detections. An operation control unit 7, which contains general-purpose input/output operation processing such as a microcomputer, refers to a detection result in response to an applied interruption to conduct copy control.

Although the detection interval set value and the set value of the number of detections are illustrated as a signal, they can be input to the watermark detection unit 6 through a general-purpose input/output, for example, each of chip select · write enable · write data · write address signals. In this case, in the watermark detection unit 6, such a block as a register for interfacing the above-described signal group to generate a fixed signal should be provided at the preceding stage of the detection result adjustment unit 4 of Fig. 1.

In addition, although the detection result is also illustrated as a signal, it may be read by a register in response to a general-purpose input/output.

In this case, such a block for generating a fixed signal as a register should be provided at a succeeding stage of the interruption processing unit 3 of Fig. 1 as described above.

5            Fig. 7 is a timing chart showing operation of the electronic watermark detection device according to one embodiment of the present invention, Fig. 8 is a timing chart showing operation of the detection result adjustment unit 4 illustrated in Fig. 4, and Fig. 9 is a  
10           timing chart showing operation of the detection result interval adjustment unit 46 illustrated in Fig. 5. With reference to Figs. 1 through 9, description will be made of operation of the electronic watermark detection device according to one embodiment of the present  
15           invention.

          In the electronic watermark detection device according to one embodiment of the present invention, an internal circuit is a synchronization circuit operative with an externally supplied rectangular waveform having  
20           a fixed frequency as a clock. In Fig. 7, Fig. 7(a) CLK represents a clock to be supplied and Fig. 7(b) MPEG represents a data waveform of an MPEG stream (stream). Although actual MPEG data has such a hierarchical structure as shown in Fig. 2, illustration of a  
25           structure of real data is omitted here.

          Fig. 7(c) PICST represents a signal of a picture start generated at the preprocessing unit 1, which is an

active-high one-clock pulse signal. Although for  
explanation's sake, Fig. 7(c) PICST is illustrated to  
attain the active state in six to seven clocks, it  
actually takes a longer period of time. Fig. 7(d) DCT  
represents a signal of a DCT coefficient generated at  
the preprocessing unit 1. Also with respect to the DCT,  
illustration of a structure of its real data is omitted.

Fig. 7(e) ININT represents a signal of a detector  
interruption generated at the electronic watermark  
detection unit 2, which is an active-high one-clock  
pulse signal. Although for explanation's sake, Fig. 7(e)  
ININT is illustrated to attain the active state in four  
clocks, it actually takes a longer period of time. Fig.  
7(f) INRES represents a signal of a detector result  
generated at the electronic watermark detection unit 2,  
which is a signal that attains the active-high state at  
the detection.

Fig. 7(g) OUTINT represents an adjusted detection  
interruption generated from a detector interruption at  
the detection result adjustment unit 4, which is an  
active-high one-clock pulse signal. Fig. 7(h) OUTRES  
represents an adjusted detection result generated from a  
detector result at the detection result adjustment unit  
4, which is a signal attaining the active-high state at  
the detection. Fig. 7(i) INTRPT represents an  
interruption generated from an adjusted detection  
interruption at the interruption processing unit 3,

which is an active-low signal for notifying the outside of the unit of an interruption that returns to a high level or logical high when externally cleared.

Fig 7(j) RESULT represents a detection result generated from an adjusted detection result at the interruption processing unit 3, which is an active-high signal for notifying the outside of the unit of an interruption. It is clear that even when logic for making the signal be active is inverted, no problem occurs in operation.

The preprocessing unit 1 generates a DCT coefficient and a picture start based on an externally applied MPEG stream. The electronic watermark detection unit 2 detects an electronic watermark from the picture start and the DCT coefficient to output a detector result and a detector interruption.

After the Fig. 7(c) PICST attains the high level, when Fig. 7(d) DCT is operated to end the operation processing, Fig. 7(e) ININT is brought to the high level and at the same time, detection or non-detection is output as Fig. 7(f) INRES.

This example shows that at the end of first operation [Fig. 7(e) ININT = high], the operation results in that Fig. 7(f) INRES is at a low level or logical low, that is, results in non-detection and at the end of the second operation, the operation results in that Fig. 7(f) INRES is at the high level, that is,

results in detection. Although four clocks are spent from when Fig. 7(c) PICST attains the high level until Fig. 7(e) ININT attains the high level for explanation's sake here, it actually takes a longer period of time.

5           In addition, although a picture start is generated for each of an I picture, a P picture and a B picture, the electronic watermark detection unit 2 can selectively process them. In this case, detection is possible using only an I picture. At this time, Fig. 10       7(c) PICST represents a picture start as of an I picture.

          The detection result adjustment unit 4 adjusts an interval of an interruption based on a detector interruption and a detector result and after accumulating the results, outputs an adjusted detection result and an adjusted detection interruption. In the 15       present embodiment, a detection interval set value is assumed to be "1" (setting which makes the detection interval value be "1" all the time, that is, the initial interval value is "1" and the interval method is to 20       selectively output an initial interval value of the selector 46j) and the set value of the number of detections is assumed to be "1". In this case, the detector interruption and the detector result are output as an adjusted detection interruption and an adjusted 25       detection result substantially as they are.

          In Fig. 7, Fig. 7(g) OUTINT is generated with a delay of two clocks from Fig. 7(e) ININT and Fig 7(h)

OUTRES is generated with a delay of two clocks from Fig. 7(f) INRES. Operation in a case where the detection interval set value and the set value of the number of detections are set to be other values than "1" will be described later.

The interruption processing unit 3 generates a detection result and an interruption to be externally output from an adjusted detection result and an adjusted detection interruption. After Fig. 7(g) OUTINT attains the high level, Fig. 7(i) INTRPT attains the low level, that is, attains the active state. In addition, the Fig. 7(h) OUTRES attains the high level and at the same time Fig. 7(j) RESULT attains the high level to indicate a detection result. Although the two signals are set to change simultaneously, they may be held at a flip-flop and output with a delay of one clock.

Similarly to the above, Fig. 8(a) CLK represents an externally applied clock. Fig. 8(b) PICST represents a signal of a picture start similarly to the above-described Fig. 7(c) PICST. Fig. 8(c) PICCNT represents an output of a counter (picture counter 43) which counts up every time Fig. 8(b) PICST enters the active state. Fig. 8(d) INTVAL represents that the detection interval set value is "4" (setting which makes the detection interval value be "4" all the time, that is, the initial interval value is "4" and the interval method is to select the selector 46j shown in Fig. 5 to output the



initial interval value).

Fig. 8(e) INTCMP represents a result of comparison by the comparator 44 (when in coincidence; yes). Fig. 8(f) ININT is a detector interruption signal generated at the electronic watermark detection unit 2 similarly to the above-described Fig. 7(e) ININT. Fig. 8(g) OUTINT is an output of the timing generation unit 45, which represents an adjusted interruption similarly to the above-described Fig. 7(g) OUTINT.

Fig. 8(h) INRES represents a detector result generated at the electronic watermark detection unit 2 similarly to the above Fig. 7(f) INRES. Fig. 8(i) INRESCNT represents an output of Fig. 8(h) INRES [counter (detection result counter 41) for counting up every time Fig. 8(f) ININT enters the active state when at the active state]. Fig. 8(j) NUMBER represents a number of a set value of the number of detections (here, the number is set to be "2").

Fig. 8(k) NUMCMP represents a result of comparison by the comparator 42 (when in coincidence; yes). Fig. 8(l) RESTRG represents a timing signal from the timing generation unit 45 to the result holding unit 47. Fig. 8(m) OUTRES represents an adjusted detection result obtained by the detection result adjustment unit 4 similarly to Fig. 7(h) OUTRES.

The picture counter 43 is a counter which counts up every time a picture start enters the active state

and as shown in Fig. 8(c) PICCNT, it counts up every time Fig. 8(b) PICST attains the high level. When an adjusted interruption enters the active state, the counter is simultaneously cleared to return to "0". In this example, the counter happens to coincide with the active state of Fig. 8(b) PICST, the counter is returned to "1" at the subsequent clock.

The comparator 44 attains the high level when the output of the picture counter 43 and the detection interval value coincide with each other. Fig. 8(e) INTCMP attains the high level in a period when Fig. 8(c) PICCNT and Fig. 8(d) INTVAL coincide with each other (in this example, in a period when both attain "4").

The timing generation unit 45 generates an adjusted interruption with a detector interruption in a period when the comparator 44 indicates "coincidence" as a trigger. Fig. 8(g) OUTINT attains the high level at a clock following a clock subsequent to a clock at a time point when Fig. 8(f) ININT attains the high level during the period when Fig. 8(e) INTCMP is at the high level. Here, the timing is delayed by two clocks for the adjustment with the timing of the adjusted detection result. Depending on a device into which the unit is incorporated, there is a case where no problem is caused even when the adjusted interruption is output one clock earlier and in this case, the timing generation unit 45 only needs to take a logical sum of the comparator 44

and the detector interruption.

The detection result counter 41 counts up every time the detector interruption enters the active state when the detector result is active. The counter is  
5 cleared to return to "0" at the same time as the time when the adjusted interruption enters the active state. Fig. 8(i) INRESCNT counts up every time Fig. 8(f) ININT attains the high level when Fig. 8(h) INRES is at the high level.

10 The comparator 42 compares the detection result counter 41 and the set value of the number of detections and when the output of the detection result counter 41 is not less than the set value of the number of  
15 detections, attains the high level and when Fig. 8(g) OUTINT enters the active state, it is cleared to return to "0". Fig. 8(k) NUMCMP attains the high level in a period when Fig. 8(i) INRESCNT and Fig. 8(j) NUMBER coincide with each other. Fig. 8(l) RESTRG is a timing  
20 signal obtained by delaying a time point when Fig. 8(f) ININT attains the high level during a period when Fig. 8(e) INTCMP is at the high level by one clock.

25 The result holding unit 47 holds the result of the comparator 42 according to a trigger from the timing generation unit 45. Fig. 8(m) OUTRES represents a result obtained by holding Fig. 8(k) NUMCMP during a period when Fig. 8(l) RESTRG is at the high level. Fig. 8(n) OUTCNT represents a result obtained by holding Fig. 8(i)

INRESCNT during a period when Fig. 8(1) RESTRG is at the high level.

In Fig. 9, Fig. 9(z) CLK represents an externally applied clock similarly to the above. Fig. 9(a1) OUTINT and Fig. 9(a2) OUTINT are an output of the timing generation unit 45, which represent an adjusted interruption, that is, an adjusted interruption to be applied to the detection result interval adjustment unit 46.

Fig. 9(b1) OUTRES and Fig. 9(b2) OUTRES are an output of the result holder 47, which represent an adjusted detection result, that is, a signal indicative of "detection" or "non-detection" of the adjusted detection results applied to the detection result interval adjustment unit 46.

Fig. 9(c1) JUDGE and Fig. 9(c2) JUDGE represent an output of the determination unit 46e. Fig. 9(d1) INTVAL and Fig. 9(d2) INTVAL are an output of the detection result interval adjustment unit 46, which represent a detection interval value, that is, a detection interval value which is output from the detection result interval adjustment unit 46, as well as being applied to the adder 46a and the subtractor 46c.

Fig. 9(e1) ADDVAL and Fig. 9(e2) ADDVAL represent an output of the adder 46a. Fig. 9(f1) SUBVAL and Fig. 9(f2) SUBVAL represent an output of the subtractor 46c. For explanation's sake, Fig. 9 is divided into Figs.

9(a1) - (f1) (hereinafter, referred to as Group 1) and  
Figs. 9(a2) - (f2) (hereinafter referred to as Group 2)  
which groups represent states different in time from  
each other.

5           In the setting of Group 1, the initial interval  
value = 10, the maximum value = 15, the  
addition/subtraction value = 2, the minimum value = 5  
and the subtraction method = initial interval value (set  
to be 1) are selected and the interval method selects  
10   the holder 46i. In the setting of Group 2, the initial  
interval value = 10, the maximum value = 30, the  
addition/subtraction value = 5, the minimum value = 5  
and the subtraction method = limiter 46d are selected  
and the interval method selects the holder 46i.

15           In Group 1, Fig. 9(a1) OUTINT attains the high  
level at constant intervals. Although for explanation's  
sake here, it attains the high level at every three  
clocks, it actually takes a longer period of time. Fig.  
9(b1) OUTRES changes at the timing attendant on Fig.  
20   9(a1) OUTINT. Fig. 9(c1) JUDGE changes at the timing  
attendant on Fig. 9(a1) OUTINT and Fig. 9(b1) OUTRES.

Fig. 9(e1) ADDVAL will be a result obtained by  
adding the addition/subtraction value (=2) to Fig. 9(d1)  
INTVAL and Fig. 9(f1) SUBVAL will be a result obtained  
25   by subtracting the addition/subtraction value (=2) from  
Fig. 9(d1) INTVAL. Fig. 9(d1) INTVAL has its subsequent  
value determined by the result of Fig. 9(b1) OUTRES and

Fig. 9(c1) JUDGE every time Fig. 9(a1) OUTINT attains the high level.

First, since at the time (I1) when Fig. 9(a1) OUTINT attains the high level for the first time, Fig. 9(b1) OUTRES is at the low level, that is, it indicates "non-detection", the selector 46h selects the output of the limiter 46b and because the result of the adder 46a fails to reach the maximum value, Fig. 9(d1) INTVAL attains the value of Fig. 9(e1) ADDVAL at the subsequent clock, so that the interval is increased and held by the holder 46i, resulting in that the selector 46j selects the output of the holder 46i as the detection interval value.

Next, since also at the time (I2) when Fig. 9(a1) OUTINT attains the high level for the second time, Fig. 9(b1) OUTRES is at the low level, that is, it indicates "non-detection", Fig. 9(d1) INTVAL attains the value of Fig. 9(e1) ADDVAL at the subsequent clock, so that the interval is increased and held by the holder 46i, resulting in that the selector 46h selects the output of the holder 46i as the detection interval value.

Furthermore, although also at the time (I3) when Fig. 9(a1) OUTINT attains the high level for the third time, Fig. 9(b1) OUTRES is at the low level, that is, it indicates "non-detection", the selector 46h selects the output of the limiter 46b. However, because the maximum value is set to be 15, the value of Fig. 9(e1) ADDVAL

exceeds the maximum value, so that the value is limited by the limiter 46b and Fig. 9(d1) INTVAL attains the maximum value of 15 at the subsequent clock, and the interval is increased to the maximum and held by the holder 46i, resulting in that the selector 46j selects the output of the holder 46i as the detection interval value.

Moreover, since at the time (I4) when Fig. 9(a1) OUTINT attains the high level for the fourth time, Fig. 9(b1) OUTRES is at the high level, that is, it indicates "detection", Fig. 9(c1) JUDGE changes from being at the low level to the high level at the subsequent clock, so that the selector 46h selects the output of the selector 46g and because the subtraction method = the initial interval value is selected and Fig. 9(c1) JUDGE is at the low level, the coupler 46f takes a logical sum of the subtraction method = 1 and a logical inversion value (=1) obtained when Fig. 9(c1) JUDGE is at the low level signal to output the high level signal, the selector 46g selects the initial interval value, Fig. 9(d1) INTVAL attains the initial interval value of 10 at the subsequent clock and the interval is returned to the initial value and held by the holder 46i, whereby the selector 46j selects the output of the holder 46i as the detection interval value.

On the other hand, since also at the time (I5) when Fig. 9(a1) OUTINT attains the high level for the

fifth time, Fig. 9(b1) OUTRES is at the high level, that is, it indicates "detection", the selector 46h selects the output of the selector 46g and because Fig. 9(c1) JUDGE is at the high level, the coupler 46f takes a  
5 logical sum of the subtraction method = 1 and the logical inversion value (=0) obtained when Fig. 9(c1) JUDGE is at the high level to output the low level signal, Fig. 9(d1) INTVAL attains the value of Fig. 9(f1) SUBVAL at the subsequent clock, and the interval  
10 is decreased and held by the holder 46i, whereby the selector 46j selects the output of the holder 46i as the detection interval value.

In addition, since at the time (I6) when Fig. 9(a1) OUTINT attains the high level for the sixth time,  
15 Fig. 9(b1) OUTRES is at the high level, that is, it indicates "detection", the selector 46h selects the output of the selector 46g and because Fig. 9(c1) JUDGE is at the high level, the coupler 46f outputs the low level and Fig. 9(d1) INTVAL attains the value of Fig. 9(f1) SUBVAL at the subsequent clock, so that the  
20 interval is decreased and held by the holder 46i, resulting in that the selector 46j selects the output of the holder 46i as the detection interval value.

In Group 2, Fig. 9(a2) OUTINT attains the high  
25 level at constant intervals. Although for explanation's sake here, the signal attains the high level at every three clocks, it actually takes a longer period of time.



Fig. 9(b2) OUTRES changes at the timing attendant on Fig. 9(a2) OUTINT. Fig. 9(c2) JUDGE changes at the timing attendant on Fig. 9(a2) OUTINT and Fig. 9(b2) OUTRES.

Fig. 9(e2) ADDVAL will be a result obtained by adding the addition/subtraction value (=5) to Fig. 9(d2) INTVAL and Fig. 9(f2) SUBVAL will be a result obtained by subtracting the addition/subtraction value (=5) from Fig. 9(d2) INTVAL. Every time Fig. 9(a2) OUTINT attains the high level, Fig. 9(d2) INTVAL has its subsequent value determined by the result of Fig. 9(b2) OUTRES.

First, since at the time (I1) when Fig. 9(a1) OUTINT attains the high level for the first time, Fig. 9(b1) OUTRES is at the low level, that is, it indicates "non-detection", the selector 46h selects the output of the limiter 46b and because the result of the adder 46a fails to reach the maximum value, Fig. 9(d2) INTVAL attains the value of Fig. 9(e2) ADDVAL at the subsequent clock and the interval is increased and held by the holder 46i, whereby the selector 46j selects the output of the holder 46i is selected as the detection interval value.

Next, since also at the time (I2) when Fig. 9(a2) OUTINT attains the high level for the second time, Fig. 9(b2) OUTRES is at the low level, that is, it indicates "non-detection", Fig. 9(d2) INTVAL attains the value of Fig. 9(e2) ADDVAL at the subsequent clock and the interval is increased and held by the holder 46i,

whereby the selector 46j selects the output of the holder 46i as the detection interval value.

Moreover, since at the time (I3) when Fig. 9(a2) OUTINT attains the high level for the third time, Fig. 9(b2) OUTRES is at the high level, that is, it indicates "detection", the selector 46h selects the output of the selector 46g and because the subtraction method = limiter 46d is selected, the coupler 46f outputs the low level irrespective of the output of the determination unit 46e, the selector 46g selects the output of the limiter 46d and Fig. 9(d2) INTVAL attains the value of Fig. 9(f2) SUBVAL, so that the interval is decreased and held by the holder 46i, resulting in that the output of the holder 46i is selected as the detection interval value by the selector 46j.

Furthermore, since also at the time (I4) when Fig. 9(a2) OUTINT attains the high level for the fourth time, Fig. 9(b2) OUTRES is at the high level, that is, it indicates "detection", the selector 46h selects the output of the selector 46g and because the subtraction method = limiter 46d is selected, Fig. 9(d2) INTVAL attains the value of Fig. 9(f2) SUBVAL, so that the interval is decreased and held by the holder 46i, resulting in the output of the holder 46i is selected as the detection interval value by the selector 46j.

The same also occurs at the time (I5) when Fig. 9(a2) OUTINT attains the high level for the fifth time

as that occurs at the time (I4) when the signal attains the high level for the fourth time. In addition, since also at the time (I6) when Fig. 9(a2) OUTINT attains the high level for the sixth time, Fig. 9(b2) OUTRES is at the high level, that is, it indicates "detection", the selector 46h selects the output of the selector 46g and because the subtraction method = limiter 46d is selected, the result of the limiter 46d is output. However, since the result of the subtractor 46c is smaller than the minimum value of 5, the value is limited by the limiter 46d, so that Fig. 9(d2) INTVAL attains the minimum value of 5 and the interval is set to be the minimum and held by the holder 46i, resulting in that the selector 46j selects the output of the holder 46i as the detection interval value.

By thus increasing a detection interval so as to make detection easier when no watermark is detected, a load on a system is reduced and by decreasing a detection interval when a watermark is detected, delays in control response of the system is prevented. In addition, even when a detection interval is increased, counting the number of detections makes it possible to know how many could have been detected and determine effectiveness of detection.

The operation control unit 7 receives a detection result with an interruption (active-low level interruption) from the watermark detection unit 6 as a

trigger. Reception and transmission of a detection result signal may be realized by reading by a general-purpose input/output through a register.

With a means for adjusting a detection interval at the time of detecting data into which an electronic watermark is inserted, adjustment of a detection interval at the time of detecting an electronic watermark enables reduction in a load on a system, thereby preventing delays in system control response to the detection of an electronic watermark.

Fig. 10 is a block diagram showing a structure of an electronic watermark detection device according to another embodiment of the present invention. Illustrated in Fig. 10 is an applied example using the electronic watermark detection result adjustment circuit of the present invention.

In Fig. 10, the electronic watermark detection device according to the present embodiment of the present invention includes the preprocessing unit 1, an electronic watermark A detection unit 11, a detection result A adjustment unit 12, an electronic watermark B detection unit 13, a detection result B adjustment unit 14, an electronic watermark detection result adjustment unit 15 and an interruption processing unit 16.

The electronic watermark A detection unit 11 and the electronic watermark B detection unit 13 receive input of a DCT coefficient and a picture start from the

preprocessing unit 1 to detect an electronic watermark inserted into image data.

The detection result A adjustment unit 12 receives input of a picture start from the preprocessing unit 1 and input of a detector A result and a detector A interruption from the electronic watermark A detection unit 11 to count the number of pictures, as well as generating and outputting an adjusted detection result A and an adjusted detection A interruption according to the same.

The detection result B adjustment unit 14 receives input of a picture start from the preprocessing unit 1 and input of a detector B result and a detector B interruption from the electronic watermark B detection unit 13 to count the number of pictures, as well as generating and outputting an adjusted detection result B and an adjusted detection B interruption according to the same. The detection result A adjustment unit 12 and the detection result B adjustment unit 14 conduct operation equivalent to that of the detection result adjustment unit 4 shown in Fig. 1.

The electronic watermark detection result adjustment unit 15 receives input of a picture start from the preprocessing unit 1, input of the adjusted detection result A and the adjusted detection A interruption from the detection result A adjustment unit 12, input of the adjusted detection result B and the

adjusted detection B interruption from the detection  
result B adjustment unit 14 and externally applied  
detection setting.

Taking a picture start into consideration based  
on the detection setting, output a detection enable  
signal to the electronic watermark A detection unit 11  
and the electronic watermark B detection unit 13. This  
is to set which of two kinds of electronic watermarks is  
to be detected. It is possible, for example, to arrange  
such that neither the electronic watermark A detection  
unit 11 nor the electronic watermark B detection unit 13  
operates when a two-bit detection enable signal is "00",  
only the electronic watermark A detection unit 11  
operates when the signal is "01", and only the  
electronic watermark B detection unit 13 operates when  
the signal is "10", and depending on the detection  
setting, the electronic watermark A detection unit 11  
and the electronic watermark B detection unit 13 may  
operate alternately.

As an example, immediately after activation, the  
detection enable signal is set to be "01" to operate the  
electronic watermark A detection unit 11, when the  
adjusted detection A interruption enters the active  
state (high), the detection enable signal is  
subsequently set to be "10" to operate the electronic  
watermark B detection unit 13, when the adjusted  
detection B interruption enters the active state (high),

the detection enable is again set to be "01" to operate the electronic watermark A detection unit 11 and thereafter, the foregoing procedure will be repeated.

In addition, when the adjusted detection A  
5 interruption enters the active state (high), the electronic watermark detection result adjustment unit 15 holds the interruption at a flip-flop not shown to bring the interruption A to the active state (high) and output the active interruption A, as well as holding the  
10 adjustment detection result A at a flip-flop to output the same as a result A.

Similarly, when the adjusted detection B  
interruption enters the active state (high), the electronic watermark detection result adjustment unit 15  
15 holds the interruption to bring the interruption B to the active state (high) and output the active interruption, as well as holding the adjusted detection result B at a flip-flop to output the same as a result B.

The interruption processing unit 16 receives  
20 input of the result A, the interruption A and the result B and the interruption B from the electronic watermark detection result adjustment unit 15 and when the interruption A or the interruption B enters the active state (high), generates and outputs an interruption  
25 signal according to the system (trigger signal according to a level), as well as outputting the detection results (result A and result B). The detection result to be

output may be read by a register through a general-purpose interface as described above.

Thus, also at the detection of two kinds of electronic watermarks, a detection interval is increased to enable reduction in a load on a system when a watermark is detected and the same is decreased to prevent delays in system control response when no watermark is detected.

Fig. 11 is a block diagram showing a structure of an electronic watermark detection device according to a further embodiment of the present invention. Fig. 11 illustrates another applied example using the electronic watermark detection result adjustment circuit of the present invention. More specifically, in the electronic watermark detection device according to the present embodiment of the present invention, a frequency region of the MPEG and the like is not targeted but picture in a space region of a composite and the like is targeted.

Upon receiving input of a picture signal, a preprocessing unit 21 separates a luminance signal and a color-difference signal to extract and output a vertical synchronization signal. An electronic watermark detection unit 22 receives input of the luminance signal and the vertical synchronization signal from the preprocessing unit 21 to detect an electronic watermark inserted into image data.

A detection result adjustment unit 24 receives



input of the vertical synchronization signal from the preprocessing unit 21 and input of a detector result and a detector interruption from the electronic watermark detection unit 22 to count vertical synchronization signals, as well as generating and outputting a detection interruption according to the detection result. An interruption processing unit 23 receives input of the detection result and the detection interruption from the detection result adjustment unit 24 to generate an interruption signal according to the system, as well as outputting the detection result.

In the present embodiment of the present invention, similarly to another embodiment of the present invention shown in Fig. 10, for the detection of two kinds of electronic watermarks, two detection result adjustment units 24 should be prepared to include an electronic watermark detection result adjustment unit.

As described in the foregoing, according to the present invention, in an electronic watermark detection device including an electronic watermark detection means for detecting an electronic watermark which is inserted into an image signal and indicative of at least copyright information, adjustment of an electronic watermark detection interval based on a detection result of the electronic watermark detection means enables reduction in a load on the system without delays in system control response at the detection of an

electronic watermark.

Although the invention has been illustrated and described with respect to exemplary embodiment thereof, it should be understood by those skilled in the art that the foregoing and various other changes, omissions and additions may be made therein and thereto, without departing from the spirit and scope of the present invention. Therefore, the present invention should not be understood as limited to the specific embodiment set out above but to include all possible embodiments which can be embodied within a scope encompassed and equivalents thereof with respect to the feature set out in the appended claims.